Login / Signup

Formal verification of digital systems by automatic reduction of data paths.

Enrico MaciiBernard PlessierFabio Somenzi
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1997)
Keyphrases