• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A 0.4-1.7GHz Wide Range Fractional-N PLL Using a Transition-Detection DAC for Jitter Reduction.

Jaekwang YunSangyoon LeeYong-Un JeongShin-Hyun JeongSuhwan Kim
Published in: A-SSCC (2020)
Keyphrases