Login / Signup
Design of a Small-Offset 12-Bit CMOS DAC Using Weighted Mean Sample-and-Hold Circuit.
Masayuki Uno
Shoji Kawahito
Published in:
IEICE Trans. Electron. (2006)
Keyphrases
</>
circuit design
high speed
cmos technology
design process
engineering design
small sample
chip design
user interface
control system
small number
design principles
neural network
low cost
building blocks
parallel processing
analog to digital converter