• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Implementation of high precision/low latency FP divider using Urdhva-Tiryakbhyam multiplier for SoC applications.

C. Ravi Shankar HanumanJ. KamalaA. R. Aruna
Published in: Des. Autom. Embed. Syst. (2020)
Keyphrases