Login / Signup

An Efficient Hardware Architecture for High Throughput AES Encryptor Using MUX Based Sub Pipelined S-Box.

S. Sridevi Sathya PriyaP. KarthigaikumarN. M. Siva MangaiP. Kirti Gaurav Das
Published in: Wirel. Pers. Commun. (2017)
Keyphrases