Login / Signup

An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface.

Navin K. MishraManish JainPhuong LeSanku MukherjeeArul SendhilAmir Amirkhany
Published in: CICC (2011)
Keyphrases