4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture.

Published in: ISSCC (2012)

Keyphrases