Login / Signup
Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures.
Ivan Miro Panades
Alain Greiner
Published in:
NOCS (2007)
Keyphrases
</>
high speed
business intelligence
packet switched
real time
interconnection networks
computer networks
data flow