​
Login / Signup
Marco Ceriani
ORCID
Publication Activity (10 Years)
Years Active: 2008-2017
Publications (10 Years): 1
Top Topics
Efficient Implementation
Low Cost
External Memory
Parallel Architectures
Top Venues
ASAP
FCCM
RAPIDO
Hot Chips Symposium
</>
Publications
</>
Marco Ceriani
,
Simone Secchi
,
Oreste Villa
,
Antonino Tumeo
,
Gianluca Palermo
Exploring Efficient Hardware Support for Applications with Irregular Memory Patterns on Multinode Manycore Architectures.
IEEE Trans. Parallel Distributed Syst.
28 (6) (2017)
Marco Ceriani
,
Gianluca Palermo
,
Simone Secchi
,
Antonino Tumeo
,
Oreste Villa
Exploring Manycore Multinode Systems for Irregular Applications with FPGA Prototyping.
FCCM
(2013)
Simone Secchi
,
Marco Ceriani
,
Antonino Tumeo
,
Oreste Villa
,
Gianluca Palermo
,
Luigi Raffo
Exploring hardware support for scaling irregular applications on multi-node multi-core architectures.
ASAP
(2013)
Marco Ceriani
,
Simone Secchi
,
Antonino Tumeo
,
Oreste Villa
Prototyping hardware support for irregular applications.
RAPIDO
(2013)
Marco Ceriani
,
Simone Secchi
,
Antonino Tumeo
,
Oreste Villa
,
Gianluca Palermo
Exploring manycore multinode systems for irregular applications with FPGA prototyping.
Hot Chips Symposium
(2013)
Marco Ceriani
,
Fabrizio Ferrandi
,
Pier Luca Lanzi
,
Donatella Sciuto
,
Antonino Tumeo
Multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation.
GECCO
(2010)
Antonino Tumeo
,
Marco Branca
,
Lorenzo Camerini
,
Marco Ceriani
,
Matteo Monchiero
,
Gianluca Palermo
,
Fabrizio Ferrandi
,
Donatella Sciuto
Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform.
ASP-DAC
(2009)
Antonino Tumeo
,
Marco Branca
,
Lorenzo Camerini
,
Marco Ceriani
,
Matteo Monchiero
,
Gianluca Palermo
,
Fabrizio Ferrandi
,
Donatella Sciuto
A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications.
DATE
(2008)