Chin-Hsin Lin

Publication Activity (10 Years)

Years Active: 2011-2011
Publications (10 Years): 0

Publications

Chin-Hsin Lin, Marek Syrzycki
Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution. Circuits Syst. 2 (4) (2011)